“Non-intrusive Runtime Verification within a System-on-Chip”
From Navigators
(Difference between revisions)
(Created page with "{{Publication |type=article |title=Non-intrusive Runtime Verification within a System-on-Chip |author=José Rufino, Felix Dino Lange, Martin Leucker, Torben Scheffel, Malte Schmi...") |
|||
| Line 3: | Line 3: | ||
|title=Non-intrusive Runtime Verification within a System-on-Chip | |title=Non-intrusive Runtime Verification within a System-on-Chip | ||
|author=José Rufino, Felix Dino Lange, Martin Leucker, Torben Scheffel, Malte Schmitz, Daniel Thoma, António Casimiro, | |author=José Rufino, Felix Dino Lange, Martin Leucker, Torben Scheffel, Malte Schmitz, Daniel Thoma, António Casimiro, | ||
| - | |Project=Project:NORTH, Project:COST Action IC1402, | + | |Project=Project:NORTH, Project:COST Action IC1402, |
|ResearchLine=Timeliness and Adaptation in Dependable Systems (TADS) | |ResearchLine=Timeliness and Adaptation in Dependable Systems (TADS) | ||
|month=jun | |month=jun | ||
| Line 10: | Line 10: | ||
|journal=Ada User Journal | |journal=Ada User Journal | ||
}} | }} | ||
| + | Also as Proceedings of the RUME 2018 - Runtime Verification and Monitoring Technologies for Embedded Systems Workshop. | ||
Revision as of 13:49, 6 June 2018
José Rufino, Felix Dino Lange, Martin Leucker, Torben Scheffel, Malte Schmitz, Daniel Thoma, António Casimiro
Ada User Journal, Jun. 2018.
Abstract: This paper describes how to enrich a System-on-Chip (SoC) design by flexible monitoring capabilities allowing to analyze the system's execution for ensuring safety requirements. To this end, a general SoC architecture is described enriched by observation means. Moreover, it is described how verification properties expressed in a temporal stream-based specification language can be translated into a monitor expressed in a hardware description language (Verilog) checking the underlying property. Finally, the link between the SoC and the monitoring unit is explained. Overall, a self-observing system is obtained that works coherently with the SoC.
Export citation
Project(s): Project:NORTH, Project:COST Action IC1402
Research line(s): Timeliness and Adaptation in Dependable Systems (TADS)
Also as Proceedings of the RUME 2018 - Runtime Verification and Monitoring Technologies for Embedded Systems Workshop.
